[REQ ID-10606]{P-R} Need - ASIC/FPGA Engineers

Hello,

Very Good Evening! Hope you are doing well!

We have the below job opportunity with our direct client. Please find the details below

Role: ASIC/FPGA Engineers
Location: Rochester, NY
Duration: 6 to 12 Months

Experience Level: Intermediate / Senior Profiles
No of positions: 14+

Key qualifying skills:

• System Verilog, OVM / UVM
  
• C/C++, HDL: Verilog
• Working knowledge of scripting on Linux / UNIX or, Perl / Python/ Tcl.
• Perforce or similar revision control system.
• AXI (Advanced eXtensible Interface)
  
• Debugging skills

Highly desirables (as many):

• DRAM controller verification: (Dram controllers, SERDES, PHY interactions)
  
• GMC side, some engine knowledge (GFX, MM, Virtual memory….)
• AMBA 4.0 specifications
• Fabric
• FPGA porting (partitioning/mapping, simulate on Palladium emulator, interfacing FPGA through host PC)

Look forward to hear from you!

Thanks & Regards

Vineetha Nath
__________________

Sr. Resourcing Specialist
SYSTEL INC | Atlanta, GA
A certified (MBE) Minority Business Enterprise
Office: 678-250-9864
Email: vineethat@systelcomputers.com

--
Confidentiality Notice: This e-mail message, including any attachments, is for the sole use of the intended recipient(s) and may contain confidential and/or privileged information. Any unauthorized review, use, disclosure or distribution is prohibited. If you are not the intended recipient, please contact the sender by reply e-mail and destroy all copies of the original message. To stop receiving mails in the future please contact us
---
You received this message because you are subscribed to the Google Groups "Placement Requirements" group.
To unsubscribe from this group and stop receiving emails from it, send an email to placement-requirements+unsubscribe@googlegroups.com.
Visit this group at http://groups.google.com/group/placement-requirements?hl=und.
For more options, visit https://groups.google.com/groups/opt_out.